We use mean value analysis models to compare representative hardware and software cache coherence schemes for a large-scale shared-memory system. Our goal is to identify the workloads for which either of the schemes is significantly better. Our methodology improves upon previous analytical studies and complements previous simulation studies by developing a common high-level workload model that is used to derive separate sets of lowlevel workload parameters for the two schemes. This approach allows an equitable comparison of the two schemes for a specific workload.
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is attractive because the overhead of detecting stale data is transferred from runtime to compile time, and the design complexity is transferred from hardware to software. However. software schemes may perform poorly because compile-time analysis may need IO be conservative, leading to unnecessary cache misses and main memory updates. In this paper, we use approximate Mean Value Analysis [ U 8 8 1 to compare the performance of a representative software scheme with a directory-based hardware scheme on a large-scale shared-memory system.
In a previous study comparing the performance of hardware and software coherence, Cheong and VeidenOur resuIi, show that software schemes are haum used a parallelizing compiler to implement three difable (in terms of processor efficiency) IO hardware schemes ferent Software coherence schemes [Che90] . For selccted for a wide class of programs. The only cases for which subroutines Of Seven programs, they show that the hit ratio software schemes ,,erform sienificmtlv worse than of their most sophisticated software scheme (version con-,
Introduction
In shared-memory systems that allow shared data to be cached, some mechanism is required to keep the caches coherent. Hardware snooping protocols [ArB86] are impractical for large systems because they rely on a broadcast medium to maintain coherence. Hardware directory protocols [ASH881 can be uscd with a large number of processors, but they are complex to design and implement. An alternative to hardware cache coherence is the use of software techniques to keep caches coherent, as in Cedar [KDL86] and RP3 [BMW85] . Software cache coherence ' %s work is supported in part by the National Science Foundation Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, Ihe ACM copyright notice and the title of the publication and its date appear. and notice is given thvt copying is by permission of the Assmiation for Computing Machincry. To copy otherwise. or tu republish. requires a fee and/or specific permission.
Min and Baer [MiB90b] simulated a timestampbased software scheme and a hardware directory scheme using traces from three programs. They also report comparable hit ratios for the two schemes. However, they assume perfect compile-time analysis of memory dependencies, including correct prediction of all conditional branches, which is optimistic for the software scheme.
Owicki and Aganval [OwA89] used an analytical model to compare a software scheme [CKMSS] against the Dragon hardware snooping protocol [ArB86] for bus-based systems. They conclude that the software scheme generally shows lower processor efficiencies than the hardware scheme and is more sensitive to the amount of sharing in the workload. The main drawback of their method is that the principal parameters that determine the performance of the two schemes are specified independently of each other, and therefore for a given workload it is difficult to estimate how the schemes would compare. Furthermore, they assume the same miss ratio (0.4-2.4%) for private and shared data accesscs in the hardware scheme, which is an optimistic assumption as shown in studies of sharing behavior of parallel programs [EgK89, WeG891. Our analysis improves on the work by Owicki and From the high-level workload model, we derive two sets of low-level parameters that are used as inputs to queueing network models of the systems with hardware and software coherence. We compare a software coherence scheme similar to one proposed by Cytron et al.
[CKM88] to a hardware directory-based Dir$ protocol [ASH881 for large-scale systems. Our conclusions also hold for the version control and timestamp schemes, as discussed in Sections 5 and 6. The goals of our study are to characterize the workloads for which either the software or the hardware scheme is superior, and to provide intuition for why this is so.
The rest of the paper is organized as follows. In Section 2, we discuss the important issues that can result in performance differences between hardware and software schemes. In Section 3, we describe our common high-level workload model. In Section 4, we first describe the system architecture and cache coherence schemes studied in this paper, and give a brief overview of the Mean Value Analysis models for the systems. We then describe how the low-level workload parameters are derived from the highlevel workload model. Section 5 presents the results of our experiments. In Section 6, we discuss the overall results of our study, and comment on some related issues. Section 7 concludes the paper. Hardware and Software Coherence In this section we outline the impownt issues that affect the performance of software and hardware cache coherence schemes. There are two main performance disadvantages of directory-based hardware schemes. First, substantial invalidation or update traffic may be generated on the interconnection network. Second, memory references to blocks that have been modified by a processor but not updated in main memory have to go through the directory to the cache that contains the block.
Performance Issues for
The performance of software schemes on the other hand is limited by the need to use compile-time information to predict run-time behavior. The limifs of this information may force software schemes to be conservative when (1) predicting whether certain sequences of accesses occur at runtime, (2) using multi-word cache lines, and (3) caching synchronization variables.
To detect stale data accesses, the compiler has to identify sequences where one processor reads or writes a memory location, a different processor writes the location, and the first processor again reads the location. In this case, the compiler has to insert an invalidate before the last reference. To identify when such a sequence can occur, the compiler may need to predict some or all of the following: (a) whether two memory references are to the same location, @) whether two memory references are executed on different processors, (c) whether a write under control of a conditional will actually be executed, and (d) when a wrilc will be executed in relation to a sequence of reads. If any of these is not precisely known, the compiler has to conservatively introduce invalidation operations, perhaps causing unnecessary cache misses. Note that future advances in compiler technology could permit (a) and (b) above to be predicted accurately, while (c) and (d) involve runtime behavior that cannot be known at compile-time. In our analysis we explicitly model the problems of predicting whether and when a write is executed, and treat them separately from the first two sources of uncertainty in data dependence analysis listed above. In this context, we call a write that executes an actual wrife, whereas we say there is a potential write in the program when the compiler for the software coherence scheme has to insert an invalidate for reasons other than inaccurate prediction of memory access conflicts or processor allocation.
Another Passively shared data generate no coherence traffic and hence do not cause performance differences between hardware and software coherence schemes. We use the term actively shared to collectively denote all classes of shared data that are not passively shared. Table 3 .1 summarizes the high-level workload parameters. (The column of values gives the ranges used in our experiments.) As discussed earlier, we do not model synchronization objects separately, but expect them to behave like ordinary shared data once contention-reducing techniques have been applied [MeSar] . The parameters for mostly-read, frequently read-written and migratory data are further discussed below. These parameters are designed to capture the sharing behavior of the particular data class, so as to reflect the performance considerations discussed in Section 2.
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Mostly-Read Data
Mostly-read objects are those that are written very infrequently, and may be read more than once by multiple processors before a write by some processor. An example is the cost array in a VLSI routing program which is read often by multiple processors, but written when an optimal routc for a wire is decided. Even though actual writes to an object of this class are rare, there could be uncertainty in whcther and whcn writes do occur, possibly causing a large number of unnecessary invalidations. We make the assumption that a processor always reads a mostly-read data element before writing it, so that a write always finds the data in the cache. The parameters fwlMR. ~M R , and IIMR describe accesses to mostly-read data, and are defined in The feasible values of these three parameters are, constrained in the following way. Define ratioMR to be the average number of compiler-inserted invalidates that a processor executes on a mostly-read data element in the interval between any two consecutive actual writes to the data element, averaged over the intervals when the processor does execute such invalidates. From the definition, ratioMR 5 1. Since a processor reads a data element iMR times between compiler-inserted invalidates, lMRxrafioMRxnMR is approximately the total number of reads on a data element between two actual writes to the element. But the latter is exactly the overall ratio of reads to writes at runtime, (l-fwIMR)/fwlMR. Therefore,
This relationship is significant for two reasons. First, it relates the compile-time and runtime behavior of the program, and therefore the performance of the software and hardware coherence schemes for the given program. Second, it constrains the feasible parameter space to be explored in comparing the two schemes. 
Frequently Read-Written Data
Frequently read-written objects are typically those that show high contention, such as a counter that keeps track of how many processors are waiting on a global task queue. Such data objects are written frequently, and also read by multiple processors between writes. Weber and Gupta show that this type of data can degrade system performance because they cause multiple invalidates relatively frequently. Writes to this type of data may also be exe-~ cuted conditionally, but a relatively high fraction of these writes would be executed comparcd to the mostly-read data. As for mostly-read'data, we assume that a processor always reads a frequently readrwritten data element before writing it.
/,~Rw, IRW and nRw are defined in the same fashion as the corresponding parametcrs for mostly-read data ( 
Analysis of the Coherence Schemes
The high-level workload model described in the previous section is used to derive low-level parameters that are inputs to MVA models of the systems being compared. Before describing how the low-level parameters are derived, we state our assumptions about the coherence protocols and the hardware organization, and give a brief overview of the Mean Value Analysis models.
System Assumptions and Mean Value Analysis
We assume a system consisting of a collection of processing nodes interconnected by separate request and reply networks, each with the geomemy of the omega network, with 2x2 switches. We do not believe that the specific choice of network topology should significantly influence the qualitative conclusions of the study. Each node consists of a processor and associated cache, and a part of global shared memory. Messages are pipelincd through the network stages. We assume that buCfers are associated with the output links of a switch and have unlimited capacity, and that a buffer can simultaneously accept messages from both incoming links. The parameters describing the architecture are given in Table 4 .1.
For hardware coherence, we assume a simple directory-based DiriB protocol similar to the ones described by Aganval et al. [ASHE?] . A cache miss for a line in global shared state is satisfied by main memory, while a miss to a line in modified state is forwarded from main memory to the cache that owns the latest copy of the line, and this copy is returned directly to the requesting processor. On a write request to a line in shared state, invalidates are either sent from main memory to some average number of processors or are broadcast to all nodes in the system, consistent with a DiriB scheme. The requcsting processor is not required to block for the invalidatcs lo complete.
As we will see, one situation where software coherence does better than Dir,B is when a location is read and 3 3. This implies that the system is not sequentially consistent. 
Deriving the Low-Level Workload Parameters
The low-level parameters for each coherence scheme are derived from the high-level workload model by calcu:
lating the probability that a reference of each class causes each type of global memory operation. The system parameters listed in Table 4 .1 are used in this derivation.
For the shared-data classes, the global memory access probabilities are calculated assuming a one-word cache line size, and assuming accurate analysis of memory access conflicts. Then, to account for the reduction in miss rates due to spatial locality, these global memory operation probabilities are reduced by the factor loch, or loc,. Also, for the software scheme, the hit ratio of actively shared data is reduced by the factor cons to account for inaccurate nrdictinn of memnrv access conflicm. The aDDroach used ~. . 
, . ~~~~ ~~ ~~~~ ~~~~
For software coherence, we model a scheme similar to the one proposed by Cytron et al. LCKM881 . The compiler inserts an invalidate instruction before each potential in calculating the contributions of each shared class is described here, and the detailed equations for all the lowlevel parameters arc given in Appendix A. access to stale data, causing the data to be retrieved from main memory. Also, if a write to a shared location is followed by a read by a different processor, the compiler inserts a posr operation that explicitly writes the line back to main memory. We assume that the processor is blocked for one cycle for each invalidate and posr instruction, i.e. we assume that the processor docs not have to block for the post to complete. This is consistent with not requiring a processor to block for invalidates in the hardware scheme.
Read and wrile misses are identical in behavior as far as the network and main memory are concerned.
We use similar approximate Mean Value Analysis models of the system for both coherence schemes. The shared hardware resources in the system, i.e., the memories and the interconnection network links, are represented as queueing centers in a closed queueing network. The task executing on each processor (representing a single customer) is assumed to be in "steady state," executing locally for a geometrically distributed number of cycles between operations on the global memory. We assume that a global memory operation is equally likely to be directed to each of the nodes in the system, including the node where the rcquest originates. The probabilities of various global memory opcrations per cycle comprise the low-level work-
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Mostly-Read Dura. This type of data is read multiple times (~M R times on the average) by a processor between compiler-inserted invalidates. The first read in each such sequence will be a miss for the software scheme, since it is preceded by an invalidate. Therefore, one in every lMR reads to mostly-read data causes a miss in the soflware protocol. In the hardware protocol each write causes one read miss for each of nMR processors, on the average. The probability of a read miss is therefore nMR x f , IMR. Of these read misses, 1 I nMR see the data in modified state (contributing to P , ,~~) :
while (nMR-1) / nMR see the data in state shared (conuibutlng top. ,J.
Writes to mostly-read data do not cause misses with the software protocol, because we assume that they follow a read access. However, each write causes a post operation. In the hardware protocol, all writes to mostly-read data contribute top, Furthermore, we assume that nMR is large enough that broadcast is required for invalidations. This is consistent with Weber and Gupta's findings, which showed that writes to mostly-read data caused an average of 3 to 4 invalidates even for 16 processor systems WeG891.
Frequenrly Read-Written Data. The contribution of this class to the probability of read and write misses is calculated in the same manner as for mostly-read data (when RFO is not included). Since this class has a relatively high fraction of actual writes, the assumption that each write finds the data in shared state will be somewhat pessimistic for the hardware scheme because two consecutive writes could be executed by the same processor. with no intervening reads by other processors. This assumption is also somewhat pessimistic for the software scheme, since not all writes would cause a post operation.
Because fewer processors are expected to read between writes for this class (nRw is low), we assume that all writes to data in shared state cause individual invalidates to be sent from main memory. Therefore, the contribution to P ,~, " " , is the same as to pwlsh. An average of nRlV-l invalidates are required for each such Write. When RFO is included, every read sees the data in modified state, writes do not miss, and no invalidations are required.
Migratory Data. For migratory data, the first access in a sequence of /M,G accesses is always a read by assumption. We assume that this type of data is written at least once for each sequence of accesses by a processor. Hence there is a read miss once per lMIG accesses for both protocols. Therefore, for the hardware protocol, the first read by a processor in a sequence always finds the data in modified state. Writes in the software protocol do not miss since they always follow a read. In the hardware protocol without RFO. the first write of the sequence finds the data in shared state, causing a miss and causing an individual invalidate to be sent to exactly one processor. This miss and the invalidate are avoided, however, when RFO is included.
Results
We have used our models to perform experiments comparing the hardware and software coherence schemes. The constraints on the high-level workload model parameters discussed in section 3 (equations 3.1 and 3.2) allow us to explore the feasible workload parameter space completely. The ranges of workload parameter values that we consider reflect the characteristics of the shared data classes, and are given in loc,, we believe that varying the other parameters will not affect the conclusions of our study. The value of 1 for lochw and loc, could be pessimistic for the respective schemes since they asume that spatial locality is not exploited. We will comment on these assumptions at the end of the section. Unless otherwise indicated, the experiments for hardware do not assume RFO.
In Sections 5.1 through 5.3, we study the effect of each class of activcly-shared data in isolation, assuming independent of each other, their effects in isolation can be combined to draw conclusions about the overall performance of the software and hardware schemes. We discuss the overall performance results in Section 6.
The Mostly-Read Class
In figures 5.l(a) and (b), we plot the efficiency of the hardware and software coherence schemes as the fraction of shared data references that arc to mostly-read data (fMR) is varied from 0 to 1, while all other shared data is passively shared. The hardware scheme is sensitive to f w l M R , the fraction of writes to mostly-read data at runtime, and nMR. the mean number of processors that access a mostlyread data element between consecutive writes to the element. nMR is held constant at 4 in both graphs, but the results are similar if f u l M R is held constant and nMR is varied. The software scheme is sensitive to lMR. the mean number of reads by a processor between compiler-inserted invalidates. Efficiency(s0ftware) Efficiency(hardware) ' Figure 5 .2. Contours of constant most pessimistic case for the software scheme. 5.1 (b) shows the results for lMR=8, where the software scheme has become competitive with the hardware scheme.
In figure 5 .l(a) we observe that as f, IMR increases, the efficiency of the hardware scheme decreases, while the effect on the software scheme is insignificant. Increasing f,)~, while holding nMR and lMR constant decreases ratioMR, as shown in the figure. In effect, the number of potential writes in the progmn (and thus software performance) IS held constant, while the fraction of these writes that are executed increases. An increased number of writes that are executed adversely affects the hardware performance in three ways: (1) each write that is executed is an additional miss, (2) the write results in broadcast invalidations causing higher network traffic, and (3) the first read by another processor after the write operation finds the line dirty and has to make an extra hop across the network to fetch the line. they cause rario,, to be less than 1. This restricts the region over which software would be superior to hardware. We next identify the regions in the parameter space over which one of the schemes performs better. For lMR = 1 and 8 in figures 5.2(a) and @) respectively, we plot the contours of constant ratio of software to hardware efficiency over a range of values of ratioMR, with the fraction of shared data references that are to mostly-read data varying from 0 to 1. In these experiments, ratioMR is varied by fixing nMR=4 and varying f, I M R . Similar results are obtained whenf, IMR is fixed and nMR is varied.
For low values of ~M R ,
we observe that the hardware scheme is significantly better (more than 20% better) than the software scheme if more than 20% of the shared data is mostly-read and ratio,, is greater than 3. In this case, the hardware scheme is superior to the software scheme for most of the feasible parameter space. Software coherence is more than 10% better than hardware only for very low ratioMR. However, for l,& 8, the software scheme becomes competitive with hardware over most of the feasible parameter space.
The Frequently Read-Written Class
The parameters related to the frequently read-written class of data, lRw, nRw andfWlRW, are similar to those for mostly-read data, but their values vary over different ranges, thus distinguishing the class.
The contour plots shown in Figure 5 .3 give quantitative estimates of the relative performance of sortware and hardware coherence over the parameter space. As in figure  5 .2, we use rarioRw to reflect the relationship between the behavior of the two schemes. Again, we vary ratioRw by holding nRW = 2 and lRw = 1 constant and varying f w IRW. As for mostly-read data, the results are similar if nRW is varied instead of f , IRW. We ObSeNC that the hardware scheme is more than 20% better than the software scheme for ralioRw23 and fRw>0.3. However, we expect that in many programs, less than 20% of shared data references would be to this class (fRW90.2) since it leads to low processor efficiencies for any coherence scheme. Within this range of values, the software scheme is within 20% of hardware coherence in performance. For higher values of lRw, the region for which software is comparable to hardware increases. Since the RFO optimization may improve the performance of the hardware scheme for frequently read-written data, we examine how the relative performance of the two schemes changes with this optimization. The efficiencies for the cases without and with RFO are shown in Figures  5.4(a) and (b) respectively. Surprisingly. the RFO optimization degrades the performance of the hardware scheme, removing its advantage over the software scheme in rcgions where it dominates without RFO, for the entire parameter range that we explored. The reason for this counterintuitive result is as follows. Without WO, only the reads that follow an actual write incur a miss, requiring a global memory access, and only the first of these requires three traversals of the network. With RFO, every read incurs a miss for lRw = 1 (here we assume that a data element is read by some other processor between successive writes by any processor), and requires three traversals of the network since the line is always held in modified state. When even a small fraction of the potential writes are not executed, the loss in efficiency due to the extra misses is not compensated for by the lack of misses when the writes occur, as shown in the plots for radoRw= 1.16 ( Another point of interest is that, with RFO. the hardware and software schemes both have the same miss ratios for IRw=l, but the software scheme has a lower cost per miss. In general, relative miss ratios do not completely reflect the difference between hardware and software schemes because of differences in network traffic and miss latencies.
The Migratory Class
The only parameter for migratory data is /,+,,c, the average length of a sequence of accesses by a single processor. Figure 5 .5 shows the contour plots for the relative efficiency of the software and hardware schemes with varying amounts of migratory data and /,+,,G. The hardware schemes with RFO (solid lines) and without RFO (dashed lines) are shown. All other shared data is assumed to be passively shared. We observe that the hardware scheme consistently performs worse than the software scheme. This is essentially due to the deterministic behavior of this class of data. Without RFO, the difference is more than 20% for a large range of operation. The RFO optimization brings hardware to within 20% of the software scheme over the entire parameter space, but does not make the hardware scheme outperform the sortware schcmc. This is the hardware scheme can be more than 30% better than the software scheme. The hardware scheme is also significantly better with high fractions of frequently readwritten data, when ratioRw is high. However, we do not expect parallel programs to contain such high proportions of this class of data. Otherwise, the software scheme performs within 10% of the hardware scheme for most cases.
For migratory data, the software scheme consistently outperforms the hardware scheme by a significant amount. 0.6 0.8 The WO optimization for the hardware can substantially reduce this difference, but does not make the hardware scheme perform better than the software scheme.
The chief significance of these results is in showing the effect of various types of sharing behavior on relative hardware and software performance. For data that consists 0.0 0.2 0.4 0.6 0.8 1.0 of conditional writes that are performed infrequently at runtime (high values of ratioRw and ratioMR), the software scheme performs poorly compared to the hardware scheme. This suggests that if data with many conditional writes occurs frequently in parallel programs, some mechanism to handle these writes is essential for a software scheme to be a viable option. None of the software schemes proposed so far incorporate such a mechanism. Since the result of con-
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Efficiency E f f i q because, even though the use of RFO avoids the miss on the write for hardware. the read miss reauires an extra hoo ditional branches cannot be oredicted at comoile time.
~ to retrieve the data. Hence, the software scheme is always. better than the hardware scheme for migratory data.
The Effect of Conservative Analysis of Memory
Conflicts
The above experiments assume that conflicting memory-accesses can-be accurately identified at compile time. To analyze the effect of this assumption, we studied the effect of reducing hit rates to actively-shared data in the software scheme due to conservative analysis of conflicting .. accesses (cons < 1):Since the main difference between the hardware and software schemes occurs for mostly-read and migratory data accesses, we assume only these two classes of actively shared data in our experiments. Figure 5 .6 plots the ratio of the efficiency of the software scheme to that of the hardware scheme with fMR ranging from 0 to 1, and fM/G = 1 -&R, with separate curves for different values of cons. The parameter settings used -were those for which software had comparable performance to hardware coherence for cons = 1. We find that with up to about 10% ~ reduction in hits due to conservative analysis (cons20.9),
.the software scheme stays within 10% of hardware. For more than 15% reduction in hit-rate, the software scheme bccomes more than 20% worse than the hardware scheme. Several important programs may fall under the category for which software coherence is significantly less efficient than hardware coherence. For example, detecting memory conflicts at compile-time for programs that make heavy use of pointers, such as operating systems and Lisp programs, could be difficult, i.e. cons would be low. On the other hand, for well structured deterministic programs, our results show that software schemes are comparable and in some cases better than hardware schemes. Many scientific programs fall under this class. Our study motivates the need for more work on characterizing paralle1 program workloads, and the relationship between compile time and runtime parameters of parallel programs. Once such a characterization has been made, our model and its results can be used more effectively. The method used to derive the low-level workload parameters from the high-level workload model is described here. For each low-level workload parameter, we describe the contribution to that parameter by each highlevel actively-shared data class in a 
